I’m aware Intel SGX is required. However, I am curious if AMD SEV in the new Epyc CPUs would work out of the box as well? If not has anyone successfully patched the code to work with AMDs implementation?
I can use Xeons for the validators I’m spinning up but I get more bang for my buck with AMD Epyc boxes in general.
Thanks for the feedback in advance.